--
-- Component : target
--
-- Generated by System Architect version v8.5_2.2 by ja-wells on Feb 17, 97
--
-- sensitivity_attr :: 'transaction
--
-- 
-- This register holds the jump address for branching instructions.
ARCHITECTURE spec OF target IS
   SIGNAL pre_Q : mips_word;
BEGIN

   -------------------------------------------------------------------
   vhdl_target : PROCESS (ALUOut, CLK, TargetWrite_H)
   -------------------------------------------------------------------
   BEGIN
		IF (CLK'EVENT AND CLK = '1' AND CLK'LAST_VALUE = '0' ) THEN
			if (TargetWrite_H = '1') then 
				pre_Q <= ALUOut;
         end if;
      END IF;    
   END PROCESS vhdl_target ;

   TOut <= pre_Q after 4 ns;
END spec ;


Click here to go up.